

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States, Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. bay 1450 Alexandro Viginia 22313-1450 www.uspio.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/719,814	11/21/2003	Naoyuki Kamei	60341 (70904)	3310
21874 7.	590 06/08/2006		EXAMINER	
EDWARDS & ANGELL, LLP			RUTZ, JARED IAN	
P.O. BOX 558° BOSTON, MA			ART UNIT	PAPER NUMBER
,	,		2187	

DATE MAILED: 06/08/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/719,814	KAMEI ET AL.			
		Examiner	Art Unit			
		Jared I. Rutz	2187			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SH WHIC - Exter after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANS INSTRUCTION OF THE	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status	,					
1)⊠	Responsive to communication(s) filed on <u>20 March 2006</u> .					
′=	This action is FINAL . 2b)⊠ This action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.			
Dispositi	ion of Claims					
4)⊠	Claim(s) <u>1-20</u> is/are pending in the application.					
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5) 🗌	5) Claim(s) is/are allowed.					
6)⊠	☑ Claim(s) <u>1-7,9-17,19 and 20</u> is/are rejected.					
	☑ Claim(s) <u>8 and 18</u> is/are objected to.					
8)[_]	Claim(s) are subject to restriction and/or	r election requirement.				
Applicati	ion Papers					
9)[The specification is objected to by the Examine	r.				
10)⊠ The drawing(s) filed on <u>21 November 2003</u> is/are: a)⊠ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)	The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.			
Priority (under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority documents application from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	ion No ed in this National Stage			
	et(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)	4)				
3) Infor	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date		Patent Application (PTO-152)			

DETAILED ACTION

1. Claims 1-20, as amended on 3/20/2006, are pending in the instant application. Of these, there are 5 independent claims and 15 dependent claims. Applicant's arguments have been fully and carefully considered, and are considered persuasive. As this Office action contains new grounds of rejection not necessitated by the amendments to the claims, this Office action is non-final.

Drawings

2. The drawings filed on 11/21/2003 are acceptable.

Claim Rejections - 35 USC § 112

- 3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 4. Claims 6 and 16 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 5. The term "an initial stage" in claims 6 and 16 is a relative term which renders the claim indefinite. The term "an initial stage" is not defined by the claim, the specification does not provide a standard for ascertaining the requisite degree, and one of ordinary skill in the art would not be reasonably apprised of the scope of the invention. The term "an initial stage" implies a time period during which "access to the external memory is inhibited after a program and data are loaded into the cache from the external memory"

Page 3

as recited in claim 6 and "inhibiting access to the external memory after a program and data are loaded into the cache from the external memory" as recited in claim 16.

Claims 6 and 16 include the limitation "after power-on of the CPU", which defines a beginning point of "an initial stage", but there is nothing to indicate when "an initial stage" ends. The examiner is not aware of a portion of the specification which provides a definition for "an initial stage". As it is unclear what "an initial stage" comprises, it is not possible to determine the metes and bounds of claims 6 and 16.

Claim Rejections - 35 USC § 102

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

- 6. Claims 1-3, 5-7, 9-13, 15-17, and 19-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Kawasaki et al. (US 6,332,196).
- 1. Claim 1 is taught by Kawasaki as:
 - a. A CPU, comprising: a cache. Hard disk controller (HDC) 21 of figure 4 contains buffer memory 211, which caches data read from and written to the disks 11.
 - b. Power supplying means for supplying power to an external memory, wherein the CPU controls the power supplying means so that power supply to

Art Unit: 2187

the external memory is stopped when access to the external memory is inhibited. Power control section 215 is shown in column 12 lines 57-61 to control supplying power to the R/W circuit 18 and the disk control section 214. Column 13 lines 28-40 show that when the buffer memory is filled, the power supply to the hardware components relating to the disk access is stopped. Column 13 lines 42 48 show that if the sector requested by a read command is held in the buffer memory, it is returned to the host without restarting the power supply to the R/W related circuits.

- c. Control means. Buffer control section 213 of figure 4.
- d. Wherein data are written into the cache and write back is performed to reflect the data written into the cache to an external memory at a desired timing. Column 14 lines 57-64 shows that when data is written, it is stored into the buffer memory 211 to be written to disk when the buffer control section sends an interrupt to the CPU 20. Column 16 lines 48-52 show that the data to be written is written to the disk 11.
- e. The control means determining whether or not processing of a task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is possible, inhibiting access to the external memory. Column 13 lines 42-46 shows that the buffer control section returns the data from the buffer memory if it is stored in the buffer memory.

Art Unit: 2187

2. Claim 2 is taught by Kawasaki as:

f. The CPU according to claim 1, wherein: the control means detect free space in the cache and/or the amount of memory needed to process a task.

Column 13 lines 28-31 show that a preread operation is continued until the buffer memory is filled, which shows detecting free space in the cache.

3. Claim 3 is taught by Kawasaki as:

g. The CPU according to claim 2, wherein: in a situation where access to the external memory is inhibited, when the control means determine that the processing is impossible only with access to the cache, or when a cache miss occurs, the control means permit access to the external memory. Column 12 lines 65-66 show that in a read, data from the disk is transferred to the buffer memory. Column 13 lines 42-48 show that data is read from the buffer if there is a cache hit. If there is a cache miss, the disk must be accessed to provide the requested data.

4. Claim 5 is taught by Kawasaki as:

h. The CPU according to claim 1, wherein: the control means detect an address of a location where unnecessary data are stored in the cache and then free a cache space corresponding to the detected address. Column 17 lines 18-23 show disk pointer 213b, which stores an address for the buffer memory where data read from the disk is to be stored. The space corresponding to the disk

Art Unit: 2187

pointer is a cache space that is freed because the data in the cache buffer at that location has already been transferred.

5. Claim 6 is taught by Kawasaki as:

i. The CPU according to claim 1, wherein: at an initial stage after power-on of the CPU, access to the external memory is inhibited after a program and data are loaded into the cache from the external memory. Column 18 lines 15-19 show that when the buffer memory is full, the preread is stopped and the power supply to the hardware relating to the disk access is stopped. It is inherent that this occurs after the HDC has been powered on, and the HDC must receive power to operate. As is known by one of ordinary skill in the art, programs and data are stored on and read from disks.

6. Claim 7 is taught by Kawasaki as:

j. The CPU according to claim 1, wherein: the control means determine whether or not access to the external memory is needed when a state of a task changes. Column 18 lines 7-19 shows that the buffer control section detects when the host pointer and the disk pointer are equal, which indicates that the buffer is in a full state. When the buffer control section detects this, it stops the preread and instructs the CPU to stop the power supply to the disk access hardware.

Art Unit: 2187

7. Claim 9 is taught by Kawasaki as:

- k. An information processing device comprising: a CPU which writes data into a cache provided therein and performs write back to reflect the written data into the cache to an external memory at a desired timing the external memory.

 Column 14 lines 57-64 shows that when data is written, it is stored into the buffer memory 211 to be written to disk when the buffer control section sends an interrupt to the CPU 20. Column 16 lines 48-52 show that the data to be written is written to the disk 11.
- I. And power supplying means for supplying power to the external memory.
 Power control section 215 of figure 4.
- m. The CPU including control means for determining whether or not processing of a task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is possible, inhibiting access to the external memory. Column 13 lines 42-46 shows that the buffer control section returns the data from the buffer memory if it is stored in the buffer memory.
- memory when access to the external memory is inhibited. Power control section 215 is shown in column 12 lines 57-61 to control supplying power to the R/W circuit 18 and the disk control section 214. Column 13 lines 28-40 show that when the buffer memory is filled, the power supply to the hardware components relating to the disk access is stopped. Column 13 lines 42 48 show that if the

Art Unit: 2187

sector requested by a read command is held in the buffer memory, it is returned to the host without restarting the power supply to the R/W related circuits.

8. Claim 10 is taught by Kawasaki as:

- o. The information processing device according to claim 9, the external memory includes a plurality of modules. See R/W circuit 18 and disk control section 214 of figure 4.
- p. And the control means control power supply with respect to each of the modules. Column 12 lines 46-52 show that power supply is stopped to the disk control section and the R/W circuit.

9. Claim 11 is taught by Kawasaki as:

- q. A controlling method of a CPU which writes data into a cache included therein and performs write back to reflect the data written into the cache to an external memory at a desired timing. Column 14 lines 57-64 shows that when data is written, it is stored into the buffer memory 211 to be written to disk when the buffer control section sends an interrupt to the CPU 20. Column 16 lines 48-52 show that the data to be written is written to the disk 11.
- r. The method comprising the steps of: determining whether or not processing of a task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and when it is determined that the processing is possible, inhibiting access to the external memory.

Art Unit: 2187

Column 13 lines 42-46 shows that the buffer control section returns the data from the buffer memory if it is stored in the buffer memory. By determining that the requested data is held in the buffer memory, the HDC is determining if it is possible to process a task, returning requested data to the host, by only accessing the cache, buffer memory 211.

s. Wherein when access to the external memory is inhibited, power supply to the external memory is stopped. Power control section 215 is shown in column 12 lines 57-61 to control supplying power to the R/W circuit 18 and the disk control section 214. Column 13 lines 28-40 show that when the buffer memory is filled, the power supply to the hardware components relating to the disk access is stopped. Column 13 lines 42 48 show that if the sector requested by a read command is held in the buffer memory, it is returned to the host without restarting the power supply to the R/W related circuits.

10. Claim 12 is taught by Kawasaki as:

t. The method according to claim 11, further comprising the step of:

detecting free space in the cache and/or the amount of memory needed to

process a task. Column 13 lines 28-31 show that a preread operation is

continued until the buffer memory is filled, which shows detecting free space in
the cache.

11. Claim 13 is taught by Kawasaki as:

Art Unit: 2187

u. The method according to claim 12, further comprising the step of: in a situation where access to the external memory is inhibited, when it is determined that the processing is impossible only with access to the cache, or when a cache miss occurs, permitting access to the external memory. Column 12 lines 65-66 show that in a read, data from the disk is transferred to the buffer memory. Column 13 lines 42-48 show that data is read from the buffer if there is a cache hit. If there is a cache miss, the disk must be accessed to provide the requested data.

12. Claim 15 is taught by Kawasaki as:

v. The method according to claim 11, further comprising the steps of:

detecting an address of a location where unnecessary data are stored in the

cache; and freeing a cache space corresponding to the detected address.

Column 17 lines 18-23 show disk pointer 213b, which stores an address for the

buffer memory where data read from the disk is to be stored. The space

corresponding to the disk pointer is a cache space that is freed because the data

in the cache buffer at that location has already been transferred.

13. Claim 16 is taught by Kawasaki as:

w. The method according to claim 11, further comprising the step of: at an initial stage after power-on of the CPU, inhibiting access to the external memory after a program and data are loaded into the cache from the external memory.

Art Unit: 2187

Column 18 lines 15-19 show that when the buffer memory is full, the preread is stopped and the power supply to the hardware relating to the disk access is stopped. It is inherent that this occurs after the HDC has been powered on, and the HDC must receive power to operate. As is known by one of ordinary skill in the art, programs and data are stored on and read from disks.

14. Claim 17 is taught by Kawasaki as:

x. The method according to claim 11, further comprising the step of:

determining whether or not access to the external memory is needed when a

state of a task changes. Column 18 lines 7-19 shows that the buffer control

section detects when the host pointer and the disk pointer are equal, which

indicates that the buffer is in a full state. When the buffer control section detects

this, it stops the preread and instructs the CPU to stop the power supply to the

disk access hardware.

15. Claim 18

y. The method according to claim 11, further comprising the steps of:

determining whether or not a program and data in the cache are purged; and if

not purged, avoiding loading the program and the data into the cache from the

external memory.

16. Claim 19 is taught by Kawasaki as:

Application/Control Number: 10/719,814

Art Unit: 2187

z. A CPU comprising a cache. Hard disk controller (HDC) 21 of figure 4 contains buffer memory 211, which caches data read from and written to the disks 11.

Page 12

- aa. Power supply which supplies power to an external memory, wherein the CPU controls the power supply so that power supply to the external memory is stopped when access to the external memory is inhibited. Power control section 215 is shown in column 12 lines 57-61 to control supplying power to the R/W circuit 18 and the disk control section 214. Column 13 lines 28-40 show that when the buffer memory is filled, the power supply to the hardware components relating to the disk access is stopped. Column 13 lines 42 48 show that if the sector requested by a read command is held in the buffer memory, it is returned to the host without restarting the power supply to the R/W related circuits.
- bb. And controller. Buffer control section 213 of figure 4.
- cc. Wherein data are written into the cache and write back is performed to reflect the data written into the cache to the external memory at a desired timing. Column 14 lines 57-64 shows that when data is written, it is stored into the buffer memory 211 to be written to disk when the buffer control section sends an interrupt to the CPU 20. Column 16 lines 48-52 show that the data to be written is written to the disk 11.
- dd. The controller determines whether or not processing of a task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is

Application/Control Number: 10/719,814

Art Unit: 2187

possible, inhibiting access to the external memory. Column 13 lines 42-46 shows that the buffer control section returns the data from the buffer memory if it is stored in the buffer memory.

Page 13

17. Claim 20 is taught by Kawasaki as:

- ee. An information processing device comprising a CPU which writes data into a cache provided therein and performs write back to reflect the written data into the cache to an external memory at a desired timing. Column 14 lines 57-64 shows that when data is written, it is stored into the buffer memory 211 to be written to disk when the buffer control section sends an interrupt to the CPU 20. Column 16 lines 48-52 show that the data to be written is written to the disk 11.
- ff. The external memory. Disks 11 of figure 4.
- gg. And power supply which supplies power to the external memory. Power control section 215 is shown in column 12 lines 57-61 to control supplying power to the R/W circuit 18 and the disk control section 214.
- hh. Wherein the CPU including a controller which determines whether or not processing of a task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is possible, inhibiting access to the external memory. Column 13 lines 42-46 shows that the buffer control section returns the data from the buffer memory if it is stored in the buffer memory.

Art Unit: 2187

ii. And wherein the power supply stops power supply to the external memory when access to the external memory is inhibited. Column 13 lines 28-40 show that when the buffer memory is filled, the power supply to the hardware components relating to the disk access is stopped. Column 13 lines 42 48 show that if the sector requested by a read command is held in the buffer memory, it is returned to the host without restarting the power supply to the R/W related circuits.

Claim Rejections - 35 USC § 103

- 18. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 19. **Claim 4** is rejected under 35 U.S.C. 103(a) as being unpatentable over Kawasaki et al. (cites *supra*) in view of Ramsey et al. (US 5,813,022).
- 20. Claim 4 is taught by Kawasaki as shown supra with respect to claim 1
- 21. Kawasaki does not disclose expressly controlling a clock frequency of an internal clock.
- 22. With respect to claim 4, Ramsey teaches:

Application/Control Number: 10/719,814

Art Unit: 2187

jj. The CPU according to claim 1, further comprising: clock control means for controlling a clock frequency of an internal clock. Column 2 lines 23-33 of Ramsey teaches entering a stop grant state when a signal to slow or stop the computer system clock signal is asserted. Column 9 lines 3-5 of Ramsey shows that when the microprocessor is in a stop grant state the clock input can be changed.

Page 15

- kk. The clock control means changing the clock frequency when access to the external memory is inhibited. Column 13 lines 28-40 of Kawasaki show that when the HDC stops the preread, the CPU stops the power supply to the R/W related circuits and is set in a standby state.
- 23. Kawasaki and Ramsey are analogous art because they are from a similar problem solving area, power saving in computer systems.
- 24. At the time of the invention it would have been obvious to one of ordinary skill in the art to change the clock frequency of the CPU of Kawasaki as taught by Ramsey.
- 25. The motivation for doing so would have been to conserve energy, Ramsey column 2 lines 35-37, which is also a goal of Kawasaki, Kawasaki column 3 lines 15-21.
- 26. Therefore it would have been obvious to combine Ramsey with Kawasaki for the benefit of improved power savings to obtain the invention as specified in claim 4.
- 27. **Claim 14** is rejected under 35 U.S.C. 103(a) as being unpatentable over Kawasaki et al. (cites *supra*) in view of Ramsey et al. (US 5,813,022).

Art Unit: 2187

- 28. Claim 14 is taught by Kawasaki as shown supra with respect to claim 11
- 29. Kawasaki does not disclose expressly controlling a clock frequency of an internal clock.
- 30. With respect to claim 14, Ramsey teaches:
 - II. The method according to claim 11, further comprising the step of: when access to the external memory is inhibited, changing a clock frequency of an internal clock. Column 2 lines 23-33 of Ramsey teaches entering a stop grant state when a signal to slow or stop the computer system clock signal is asserted. Column 9 lines 3-5 of Ramsey shows that when the microprocessor is in a stop grant state the clock input can be changed. Column 13 lines 28-40 of Kawasaki show that when the HDC stops the preread, the CPU stops the power supply to the R/W related circuits and is set in a standby state.
- 31. Kawasaki and Ramsey are analogous art because they are from a similar problem solving area, power saving in computer systems.
- 32. At the time of the invention it would have been obvious to one of ordinary skill in the art to change the clock frequency of the CPU of Kawasaki as taught by Ramsey.
- 33. The motivation for doing so would have been to conserve energy, Ramsey column 2 lines 35-37, which is also a goal of Kawasaki, Kawasaki column 3 lines 15-21. Therefore it would have been obvious to combine Ramsey with Kawasaki for the benefit of improved power savings to obtain the invention as specified in claim 14.

Art Unit: 2187

Response to Arguments

34. Applicant's arguments, see page 13 lines 4-7, filed 3/20/2006, with respect to the rejection(s) of claim(s) 1-18 under 35 USC 102(b) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Kawasaki.

Allowable Subject Matter

- 35. Claims 8 and 18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 36. Claim 8 recites the limitation "wherein: the control means determine whether or not a program and data in the cache are purged, and then, if not purged, avoid loading the program and the data into the cache from the external memory". This limitation is not taught or suggested by Kawasaki taken alone or combined with the other prior art of record.
- 37. Claim 18 recites the limitation "further comprising the steps of: determining whether or not a program and data in the cache are purged; and if not purged, avoiding loading the program and the data into the cache from the external memory." This limitation is not taught or suggested by Kawasaki taken alone or combined with the other prior art of record.

Art Unit: 2187

Conclusion

38. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

mm. Hanlon et al. (US 6,105,141) teaches a power management method for an external memory.

nn. Smith et al. (US 5,167,024) teaches a power manager which disconnects power sources from unused components.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jared I. Rutz whose telephone number is (571) 272-5535. The examiner can normally be reached on M-F 8:00 AM - 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

SUPERVISORY PATENT EXAMINER

Page 19

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Jared I Rutz Examiner Art Unit 2187

jir

DONALD SPARKS
SUPERVISORY PATENT EXAMINER